

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMSSIO NER FOR PATENTS P.O. Box 1450 Alexandrya, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/669,784	09/24/2003	James, C. Farmer	10002762-3	6401
7590 05/23/2007 HEWLETT-PACKARD COMPANY Intellectual Property Administration P. O. Box 272400			EXAMINER	
			TSAI, SHENG JEN	
Fort Collins, Co		·	ART UNIT	PAPER NUMBER
			2186	
			MAIL DATE	DELIVERY MODE
			05/23/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
		10/669,784	FARMER ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Sheng-Jen Tsai	2186			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
WHIC - Exter after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATA INTO THE MAIL	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on <u>03 Ar</u>	<u>oril 2007</u> .				
2a)⊠	This action is FINAL . 2b) ☐ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	i3 O.G. 213.			
Dispositi	on of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1,3-16 and 18-20 is/are pending in the 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1,3-16 and 18-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.				
Applicati	on Papers					
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>24 September 2003</u> is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction to the oath or declaration is objected to by the Ex	re: a) \square accepted or b) \square objecd drawing(s) be held in abeyance. See ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority u	ınder 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priorical application from the International Bureausee the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive i (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachmen	t(s)					
2) Notice 3) Information	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate			

Application/Control Number: 10/669,784 Page 2

Art Unit: 2186

DETAILED ACTION

1. This Office Action is taken in response to Applicants' Remarks filed on April 3, 2007 regarding application 10,669,784 filed on September 24, 2003.

2. Claims 2 and 17 have been cancelled.

Claims 1, 3-16 and 18-20 are pending under consideration.

3. Response to Remarks and Amendments

Applicants' amendments and remarks have been fully and carefully considered, with the Examiner's response set forth below.

Applicants contended that "key data" as recited in claim 1 means "data employed to establish authorization to store the data in the pertinent storage device," and Garcia's CRC bits do not qualify as "key data." The Examiner disagrees.

First, Garcia teaches that memory protection is provided by an <u>access validation</u> <u>method</u> maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract).

Second, Garcia further teaches "access validation" in details from column 30, lines 56 through column 37, lines15.

Third, Garcia specifically teaches that "Accesses to the memory 28 are validated by the AVT logic 90 of each interface unit 24 (FIG. 5), using all of six checks: (1) that the CRC of the message packet carrying the request is error free, ..." (column 31, lines 10-25).

Thus, Garcia clearly teaches using the CRC bits to establish authorization to access memory. As such, the Examiner's position regarding the patentability of all claims remains the same as stated in the previous Office Action.

4. Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1, 3-16 and 18-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Garcia et al. (US 6,151,689).

It is noted that, in the following claim analysis, those elements recited by the claims are presented using **bold** font.

As to claim 1, Garcia et al. discloses a method for protecting memory space in a target storage device during a write operation in a computer system [CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract)], the method comprising:

creating a single data packet [figures 3A~3D and 4A~4C show various types of packets, comprising Header, Address, data and CRC], including user data [figures 3A~3D and 4A~4C show various types of packets, comprising Header, Address, data and CRC] that is to be written to said target storage device [figure 6, 24b is the target storage device] and key data [for example, the CRC may be the corresponding key data; Accesses to the memory 28 are validated by the AVT logic 90 of each interface unit 24 (FIG. 5), using all of six checks: (1) that the CRC of the message packet carrying the request is error free, ..." (column 31, lines 10-25)] that is used to establish authorization to store said user data [Use of CRC in this manner operates to protect message packets from end to end because the router elements do not modify or regenerate the CRC as the message packet passes through. The CRC of each message packet is checked at each router crossing. A command symbol--"This packet Good" (TPG) or "This Packet Bad" (TPB)--is appended to every packet (column 5, lines 39-45); Garcia further teaches "access validation" in details from column 30, lines 56 through column 37, lines 15];

transmitting said single data packet to the target storage device [see figure 6];

determining whether said key data is valid [If the received message packet is found
to have a bad CRC (or it is tagged with a "This Packet Bad" (TPB) command symbol,
see below) the packet is discarded, and access is denied (column 31, lines 22-25)];

writing said user data into said target storage device only when said key data is
valid [CPUs and I/O devices may write to, or read from, memory of a CPU of the
system. Memory protection is provided by an access validation method maintained by

Application/Control Number: 10/669,784

Art Unit: 2186

each CPU in which <u>CPUs and/or I/O devices are provided with a validation to</u>
read/write memory of that CPU, without which memory access is denied (abstract)].

As to claim 3, Garcia et al. teaches that the method of claim 1 further comprising:

performing a Boolean operation on selected bits of said user data to generate said key data [for example, the CRC may be the corresponding key data, which is calculated based on Boolean operations on Data bits].

As to claim 4, Garcia et al. teaches that the method of claim 1 further comprising:

generating verification data from said user data at a controller of said target storage device [Error-checking of the communication flow between the components of the processing system is achieved by adding a cyclic-redundancy-check (CRC) to the message packets that are sent between the elements of the system (column 5, lines 28-31)]; and

comparing said key data in said single data packet with said verification data to determine if said key data matches said verification data [The CRC of each message packet is checked not only at the destination of the message, but also while en route to the destination by each router element used to route the message packet from its source to the destination. If a message packet is found by a router element to have an incorrect CRC, the message packet is tagged as such, and reported to a maintenance diagnostic system (column 5, lines 31-40)].

As to claim 5, Garcia et al. teaches that the method of claim 4 further comprising: storing said user data to said target storage device if said key data matches said verification data [CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract)].

As to claim 6, Garcia et al. teaches that the method of claim 1 further comprising:

generating key data based on a destination address of said write operation [Accesses to the memory 28 are validated by 2) that the destination (e.g., CPU 12A) identified in the message packet is that of the receiver (column 31, lines 13-15)].

As to claim 7, Garcia et al. teaches that the method of claim 1 further comprising:

generating key data based on a system clock setting of said computer system [FIG. 7B is an block diagram of a construction of the clock synchronization FIFO structure shown in FIG. 7A].

As to claim 8, refer to "As to claim 1."

As to claim 9, refer to "As to claim 5."

As to claim 10, refer to "As to claim 2."

As to claim 11, refer to "As to claim 2."

As to claim 12, refer to "As to claim 4."

As to claim 13, refer to "As to claim 5."

As to claim 14, refer to "As to claim 7."

As to claim 15, refer to "As to claim 1."

As to claim 16, refer to "As to claim 5."

As to claim 18, refer to "As to claim 3."

As to claim 19, refer to "As to claim 4."

As to claim 20, refer to "As to claim 4." Also see figure 6 of Garcia et al.

Conclusion

- 6. Claims 1, 3-16 and 18-20 are rejected as explained above.
- 7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-4244. The examiner can normally be reached on 8:30 - 5:00.

Application/Control Number: 10/669,784 Page 8

Art Unit: 2186

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai Examiner Art Unit 2186

May 4, 2007

PIERRE BATAILLE PRIMARY EXAMINER

5 la lo7